Start Discovering Solved Questions and Your Course Assignments
TextBooks Included
Active Tutors
Asked Questions
Answered Questions
question design an eight-bit shift register using 74109 jk flip-flops parallel and serial input serial output and
question design a complete circuit using off-the-shelf ics to load an eight-bit data into a register circulate it right
question design a synchronous counter to count in the sequence 0000-0101-1100-1001-1110-1111-0000 using t flip-flops
question a flip-flop has a p ns delay from the clock transition until its output changes assume a gate delay of g ns
question there are two four-bit registers a and b built out of sr flip-flops there is a control signal c the following
question design the circuit in problem for a twos complement transferproblem there are two four-bit registers a and b
question a two-bit counter c controls the register transfers shown
question draw a bus structure to perform the operations in problemproblem a two-bit counter c controls the register
question it is required to transmit the eight-bit data in a register over a serial line the receiver expects the eight
question derive the circuit diagram for a bcd counter that counts from 0 through 9 and returns to 0 using clocked sr
question derive the state diagram for an odd parity checker the input arrives on a single input line x one bit at a
question design a minimum synchronous sequential circuit to detect the sequence 1001 sequences may overlap use sr
question design the circuit for a soft drink machine each drink costs 30e the ma-chine accepts quarters dimes and
question from the following reduced state table derive a minimum circuit usinga sr flip-flopsb jk flip-flops andc t
question what happens to the circuit designed in problem if an input combination of 10 is applied when in states a b or
question repeat problem for b a negative number represented in the twos complement systemrepeat problem to add two
question find an optimal state assingment for each of the following state
question for each of the following incompletely specified state tables derive thea implication chartb maximal
question design a four-bit register using ttl 7474 d flip-flops include a load control input the data should enter the
question 1 implement the full adder using a 3-to-8 decoder2 use two 4-to-1 multiplexers to implement a full adder3
question a design a 16-bit adder using itl 74283sb use 74182 as the carry lookahead circuit for the circuit in ac how
question extend the 4 x 4 multiplier of this chapter to an 8-by-8 multiplier compare the speed of this multiplier built
question design an 8-to-3 priority encoder inputs are numbered from 0 through 7 and if two or more inputs are 1
question 1 show how two 2-to-1 multiplexers can be connected to form a 3-to-1 multiplexer without any additional gates2
question 1 implement the multiple output functions of problem using appropriate decoder2 implement the functions of