Write the VHDL PROCESS statements for a D flip-flop with asynchronous active-LOW clear, synchronous active-LOW preset, and responsive to a falling edge clock. Use D for the input, Q and for the output, PRE for the preset, CLR for the clear, and CLK for the clock. All signals are BIT type.