Write the VHDL code for a JK flip-flop that is set-dominant when a control signal c is 0, and reset-dominant when c is 1. (In a set-dominant JK flip-flop, the output of the flip-flop becomes 1 when J = K = 1; in a reset-dominant JK flip-flop, the output becomes 0 when J = K = 1).