Using Active HDL 6.3 Student Edition or Xilinx Student Edition 6.31, write an ABEL, VHDL, or Verilog Program to design a clocked synchronous state machine with 2 inputs, X and Y and one output, Z. The output should be 1 if the number of 1 inputs on X and Y, since reset, is a multiple of 4. Otherwise the output should be 0.