A clocked T flip-flop has propagation delays from the rising edge of CLK to the changes in Q and Q' as follows: If Q (or Q') changes to 1, t plh = 8 ns, and if Q (or Q') changes to 0, t phl = 10 ns. The minimum clock pulse width is t ck = 15 ns, the setup time for the T input is t su = 4 ns, and the hold time is t h = 2 ns. Write a VHDL model for the flip-flop that includes the propagation delay and that reports if any timing specification is violated. Write the model using generic parameters with default values.