Develop a Verilog testbench model for the averager described in Exercise 3.52.
Exercise 3.52
Write a Verilog model of a circuit that calculates the average of four 16-bit 2s-complement signed numbers, without checking for overflow. Hint: use a shift operation to perform the division by 4.