A 10 × 12-in. embedded capacitance FR-4 epoxy glass PCB has a power-to-ground plane capacitance of 500 pF per square inch. The logic circuits have rise times of 300 ps. What will be the effective inter plane decoupling capacitance? Assume that the charge from the decoupling capacitance must arrive at the IC during the period of the rise time.