Response to the following question:
A CS amplifier using an NMOS transistor with gm = 2 mA/V is found to have an overall voltage gain of -10 V/V. What value should a resistance Rs inserted in the source lead have to reduce the overall voltage gain to -5 V/V?
Make sure you use enough details to support your answer.