Question: What speedup could be expected in the steady state by using a merging write buffer instead of a non-merging buffer when zeroing memory by the execution of 64 bit stores if all other instructions could be issued in parallel with the stores and the blocks are present in the L2 cache?
- How many bytes wide should each write buffer entry?
- What speedup could be expected in the steady state by using a merging write buffer instead of a non-merging buffer when zeroing memory by the execution of 64 bit stores if all other instructions could be issued in parallel with the stores and the blocks are present in the L2 cache
- What would the effect of possible L1 misses be on the number of required write buffer entries for systems with blocking and non-blocking caches?
How many bytes wide should each write buffer entry and what speedup could be expected in the steady state by using a merging?