What is Verilog
Verilog language is still rooted in it's native interpretative mode. Compilation is a means of speeding up simulation however has not changed the original nature of language. As a result care should be taken with both compilation order of code written in a single file and compilation order of multiple files. Simulation results can change by simply changing the order of compilation.