Consider the general model of a clocked sequential circuit shown in figure 4.12. Suppose that the building blocks are governed by the following parameters:
A. What is the minimum clock period that will ensure correct operation of the circuit?
B. By how long must any change in inputs precede the next clock edge?
C. How long after the clock edge must the inputs be held velid?
D. What is the smallest time after the clock edge that outputs can be expected to be valid?