Consider a three-input CMOS NAND logic circuit similar to the two-input circuit shown in Figure (a).
Using a computer simulation, investigate the voltage transfer characteristics and switching characteristics for various NMOS and PMOS width-to-length ratios.
What is the optimum relation between the PMOS and NMOS width-to-length ratios for symmetrical switching speeds?
