1. What is the logical effort of an OR-AND-INVERT gate at either of the OR terminals? At the AND terminal? What is the parasitic delay if only diffusion capacitance on the output is counted?
2. Simulate a 3-input NOR gate in your process. Determine the logical effort and parasitic delay from each input.