What is the disadvantage of S-R flip-flop? What is the hold condition of JK flip-fl op? If both inputs of an S-R fl ip-fl op are LOW, what will happen when the clock goes high? An active-HIGH input S-R latch has a 1 on the S input and a 0 on the R input. What state is the latch in?