Problem
Memory Hierarchy. The question is: Assuming the address is 32bits. X% of the lines in a write-back, write-allocate L1 cache are modified. What is the average memory latency (AMLAT) in this case assuming a one level of cache? A write-back has to be completed before a miss service can start. The average miss MR rate is over both reads and writes in this case.