What is independent bus request scheme?
Each of the master's needs a pair of request and grant pins which are connected to the controlling logic. The busy line is common for all the masters. F the controlling logic gets a request on a bus request line, it immediately grants the bus access using the corresponding bus grant signal, given the BUSY line is inactive, and then grants the request.
This is quite fast, because each of the masters can independently communicate with the controller.