What is Basic Time Division Switching?
Basic Time Division Switching: The functional blocks of a memory based time division switching switch is demonstrated in figure and its corresponding circuit in figure. In this organisation, all the data coming in by the inlets are written in the data memory and later read out to the suitable outlets. The outgoing and incoming data are generally in serial form while the data are written in and read out of the memory in the parallel form. This therefore, becomes essential to perform serial-to-serial conversion as well as parallel-to-serial conversion at the inlets and outlets correspondingly. For convenience, the data-in and data-out parts of the MDR are demonstrated separately for the data memory in figure given below, though in reality, MDR is a single register. Because there is only one MDR, a gating mechanism is essential to connect the needed inlet/outlet to MDR. It is done through the in-gate and out-gates units.