What is flip-fl op? For what conditions, clocked J-K fl ip-fl op can be used as a divide-by-2 circuits when the input signal is applied at clock input? What is basic sequential logic building block in which the output follows the data input as long as the ENABLE input is active?