What is a phase-aligned transaction? Why is an interrupt potentially dangerous and when is it needed? What can be the consequence of a sporadic erroneous interrupt? How can we protect the computer system from the occurrence of sporadic erroneous interrupts?