The circuit of Fig. 7.42 must be designed for a voltage drop of 200 mV across RS.
(a) Calculate the minimum allowable value of W/L if M1 must remain in saturation.
(b) What are the required values of R1 and R2 if the input impedance must be at least 30 k Ω.