Problem
A CPU has a clock rating of 2.4 GHz, and half of each clock cycle is used for fetching and the other half for execution.
Questions:
a. What access time is required of primary storage for the CPU to execute with zero wait states?
b. How many wait states per fetch will the CPU incur if all primary storage is implemented with 5 ns SRAM?
c. How many wait states per fetch will the CPU incur if all primary storage is implemented with 10 ns SDRAM?