Use Active HDL 6.3 Student Version or Xilinx ISE Student to design a clocked synchronous state machine with the state/output table shown. Use D flip-flops. Also use two state variables Q1 and Q2 with the statement A=00, B=01, C=11, and D=10
X
S 0 1 Z
A B D 0
B C B 0
CB A 1
D B C 0
S*