Data are stored in a small memory in an input interface connected to a synchronous bus that uses the protocol of Figure 7.5. Read and Write operations on the bus are indicated by a Command line called R/W. The speed of the memory is such that two clock cycles are required to read data from the memory. Design a circuit to generate the Slave-ready response of this interface.
![1528_466d8b20-1f3d-4814-88a5-fb58f92ef7c3.png](https://secure.tutorsglobe.com/CMSImages/1528_466d8b20-1f3d-4814-88a5-fb58f92ef7c3.png)