Design a 4-bit carry-select adder by first composing a structural VHDL program, compile and simulate the design, and then synthesize the logic circuit.The report should include: the VHDL program, the captured logic circuit schematic diagram, the simulation waveform chart, the synthesis process report, and the FPGA CLB usage map; all produced by using Xilinx WebPACK ISE design software.