The mixer phase detector characteristic shown in fig


Question: The mixer phase detector characteristic shown in Fig. exhibits a zero gain at the peaks, e.g., at ?φ = 0. A PLL using such a PD would therefore suffer from a zero loop gain at these points. Does this mean the PLL would not lock?

1312_9.5.png

Request for Solution File

Ask an Expert for Answer!!
Electrical Engineering: The mixer phase detector characteristic shown in fig
Reference No:- TGS02289220

Expected delivery within 24 Hours