The circuit of Fig. 14.32 is designed for an input offset voltage of 1 mV. If the width of the transistors in the input differential pair of the amplifier is doubled, what is the overall input offset voltage? (Neglect the input capacitance of the amplifier.)
![766_d486933a-0c84-4835-83d1-fafbb8ef69c3.png](https://secure.tutorsglobe.com/CMSImages/766_d486933a-0c84-4835-83d1-fafbb8ef69c3.png)