The VHDL program in Figure 7-20 is the implementation of a 4-bit adder.
(a) Make the necessary changes to make it an 8-bit adder. Save this program as prob_c7_2.vhd.
(b) Test its operation by performing the following hex additions with cin = 0, then cin = 1: 44 + 22; 20 + 4D; AA + 22; FF + 01.
(c) Use the RTL Viewer to view the generation of all inputs and outputs.
