Use the RTL design process to create a 4-bit up-counter with input cnt (1 means countup), clear input clr, a terminal count output tc, and a 4-bit output Q indicating the presentcount. Terminal count output tc should be 1 only when the 4-bit counter output is 1111. Thecounter rolls over to 0000 after 1111 (if cnt is asserted for counting up). After deriving thecontroller's FSM, implement the controller as a state register and combinational logic.