Question: Suppose a PLL designed with ζ = 1, a loop bandwidth of ωin/25, and a tuning range of 10%. Assume Vcont can vary from 0 to VDD. Prove that that the voltage drop across the loop filter resistor reaches roughly 1.6π VDD if no second capacitor is used.