SECTION 9.3: SEQUENTIAL LOGIC DESCRIPTION USING HARDWARE DESCRIP· TION LANGUAGES
a) Create a behavioral HDL description of a 32-bit basic register (no load or clear control inputs).
(b) Create a tcstbcnch to test me description for some random data input values.
(c) Simulate the system to demonstrate correct behavior.