Question: SHR instruction must be enhanced to allow multiple shifts. The address field can be used to represent the shift count; for example,
SHR 5 implies a shift right by 5 bits. Discuss the assembler modifications needed to accommodate multiple-shift SHR. The hardware is capable of performing only one shift at a time.