Implement a 2-bit binary counter using one logic block as in Figure 6-1(a). A0 is the least significant bit, and A1 is the most significant bit of the counter. The counter has a synchronous load (Ld). The counter operates as follows:

(a) Give the next-state equations for A0 and A1.
(b) Show all required inputs and connections on a copy of Figure 6-1(a). Show the connection paths with heavy lines. Use the CE input. Give the function realized by each four-input LUT.
