1. What does it mean for a signal to be declared tri in SystemVerilog?
2. Rewrite the syncbad module from HDL Example 4.29. Use nonblocking assignments, but change the code to produce a correct synchronizer with two flip-flops.
HDL Example 4.29:
BAD SYNCHRONIZER WITH BLOCKING ASSIGNMENTS
