Q Consider the following expression. Assume that complement inputs are available.
F(A,B,C,D) = ∑m (1,2,6,9,10,14) + ∑d (4,7,8,11,12)
a. Find minimal expression for SOP. Draw gate network.
b. Find minimal expression for POS. Draw gate network.
c. Which minimal expression will require the fewer NAND gates or NOR gates. How many gates for each? Explain with circuit.