Modify the design in Figure 7.8 to provide separate instruction and data memories for the 8051: a 64K × 8-bit ROM for the instruction memory and a 64K × 8-bit asynchronous SRAM for the data memory. The ROM has the same control signals as the SRAM except for the
signal.