Memory-to-Memory Architecture:
The pipelines can access vector operands, intermediate and final results directly in the main memory. This needs the higher memory bandwidth. However, the information of the base address, vector length and the offset should be specified for transmitting the data streams among the main memory and pipelines. TI-ASC and STAR-100 computers have adopted this architecture for vector instructions.