Problem
Consider the five-stage pipeline processor specified by the following reservation table:
![668_reservation table.jpg](https://secure.tutorsglobe.com/CMSImages/668_reservation table.jpg)
(a) List the set of forbidden latencies and the collision vector
(b) Draw a state transition diagram showing all possible initial sequences (cycles) without causing a collision in the pipeline.
(c) List all the simple cycles from the state diagram.
(d) Identify the greedy cycles among the simple cycles.
(e) What is the minimum average latency (MAL) of this pipeline?
(f) What is the minimum allowed constant cycle in using this pipeline?
(g) What will be the maximum throughput of this pipeline?
(h) What will be the throughput if the minimum constant cycle is used?