It is required to design a drain-to-gatefeedback NMOS to operate at a dc drain current of .5mA. Assume VDD= +5V, knW/L =1mA/V2, Vt =1 V, and lambda=0. Use astandard 5% resistance value for RD, and give the actual values obtained for ID and VD.
how to find RD since you must knowVD (or the reverse)?