Is it possible to decrease clock skew to zero? Describe your answer?
Even if there are clock layout strategies (H-tree) which can into theory reduce clock skew to zero by having similar path length through each flip-flop from the pll, process variations into R and C across the chip will cause clock skew and also a pure H-Tree scheme is not practical because it consumes too much space.