Design and draw the shift register circuit that will implement the following repeating main sequence of states: 011 -> 110 -> 101 -> 010 -> 100 -> 001 -> 011 -> etc. Include the unused states in the design, arranging the circuit to switch from any unused state to the 'main sequence' within one clock cycle, and show the state diagram that applies here. Clearly show all the steps of the design procedure used, and design for a minimum number of logic gates. Show on the final circuit diagram where the sequence of states as outputs will be detected.