Question: 1. In what ways are the 68030 transparent address translation register rather like the 68451 MMU, and in what ways do they differ?
2. Describe the three ways in which a cache memory can be organized.
3. Why is the performance of the direct-mapped cache much worse than that of a fully associative cache under certain circumstances?