Consider the dynamic behavior of a CMOS output driving a given capacitive load. If the resistance of the charging ps).this double the resistance of the discharging path, is the rise time exactly twice the fall time? If not, what other factors affect the transition times?