A state machine has two inputs, A and B, and one output, Z. If the sequence of input pairs A = 1 B = 1, A = 1 B = 0, A = 0 B = 0 is detected, Z becomes 1 during the final cycle of the sequence, otherwise the output remains at 0. Write a two process VHDL model of a state machine to implement this system.