Say that a processor addresses bytes with 64 bits addresses, has 8 byte words, and 1024 cache entries that are each 8 words long.
a) How would the bits of the address be used to indicate the set, line, word and byte?
b) How many different lines could potentially be in a given cache entry?
(Not at once, if we looked at the entry, how many different things could possibly be there).