How much high-state DC noise margin is available in an inverter whose transfer characteristic under worst-case conditions is shown in Figure X3.21? How much low-state DC noise margin is available? (Assume 1.5-V and 3 .5-V thresholds for LOW and HIGH.)
![1020_7a52e8c4-7279-4c08-8144-73ec18a8e394.png](https://secure.tutorsglobe.com/CMSImages/1020_7a52e8c4-7279-4c08-8144-73ec18a8e394.png)