How do we synthesize Verilog into gates with Synopsys?
The answer can, of course, occupy various lifetimes to completely answer.. BUT.. a straight-forward Verilog module can be very simply synthesized using Design Compiler (e.g. dc_shell). Most ASIC projects will make very elaborate synthesis scripts, CSH scripts, Makefiles, etc. This is all significant in order automate the process and generalize the synthesis methodology for an ASIC project or an organization. BUT don't let this stop you from creating your own simple dc_shell experiments!