A DRAM must operate with a minimum refresh time of 4 ms. The storage capacitor in each cell has a capacitance of 50 fF and is fully charged to 5V. Find the worst-case leakage current (i.e. during the refresh cycle 50% of the stored charge is lost) that the dynamic node can tolerate.