A sample-and-hold circuit like the one shown in Figure has C = 0.47 µF, and the ON resistance of the FET is 75Ω.
For what signal frequency is the sampling capacitor voltage down 3 dB from the signal voltage? How does this limit the application of the sample hold?