For a particular inverter design using a power supply VDD with VOL = 0.2VDD, VOH = 0.6VDD, VIL = 0.4VDD, and VIH = 0.3VDD. In order to maintain noise margins of at least 0.15V for both noise margin high (logical 1) and noise margin low (logical 0), what are the requirements of VDD?