Assignment Help - homework help

For a direct-mapped cache design with a 32-bit address the


For a direct-mapped cache design with a 32-bit address, the following bits of address are used to access the cache.

Tag 31-12

Index 11-6

Offset 5-0

a. What is the cache block size (in words)?

b. How many entries does this cache have?

c. What is the ratio between total bits required for such a cache implementation over the data storage bits?

Solution Preview :

Prepared by a verified Expert
Basic Computer Science: For a direct-mapped cache design with a 32-bit address the
Reference No:- TGS02406074

Now Priced at $15 (50% Discount)

Recommended (92%)

Rated (4.4/5)